library verilog;
use verilog.vl_types.all;
entity tb_control is
    port(
        clk             : out    vl_logic
    );
end tb_control;
